*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
products and solutions
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .Consultancy 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .Graphics Solutions 
*
 .On-chip Debug & Trace 
*
 .Physical IP 
*
 .Processors 
*
  Processor Overview 
*
  Processor Selector 
*
 .Processor Families 
*
   
.
   
.
   
.
   
.
  ARM9 
.
   
.
   
.
  Architecture 
*
  Reference Methodology 
*
  Performance Packages 
*
  Application Processors 
*
  Embedded Processors 
*
*
 .Data Engines 
*
 .Operating System Support 
*
 .Security Solutions 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*
Processor Familiesask ARM*
*

ARM9 Family

ARM920T and ARM922T

The ARM9 processor family is built around the ARM9TDMI processor and incorporates the 16-bit Thumb instruction set, which improves code density by as much as 35%. The ARM9 family's comprehensive feature set enables developers to implement leading-edge systems, while delivering considerable savings in chip area, time-to-market, development costs and power consumption. The ARM9 Thumb family includes the ARM920T and ARM922T cached processor macrocells, each of which has been developed to address different application requirements:  
  •  - Dual 16k caches for applications running Symbian OS, Palm OS, Linux and Windows CE
  •  - Dual 8k caches for applications running Symbian OS, Palm OS, Linux and Windows CE
    Applications

Applications

  • Next-generation hand-held products
    Videophones, portable communicators, PDAs
  • Digital consumer products
    Set-top boxes, home gateways, games consoles, MP3 audio, MPEG4 video
  • Imaging
    Desktop printers, still picture cameras, digital video cameras
  • Automotive
    Telematic and infotainment systems
 ARM9 Family
  • 32-bit RISC processor with ARM® and Thumb® instruction sets
  • 5-stage integer pipeline achieves 1.1 MIPS/MHz
  • Up to 300 MIPS (Dhrystone 2.1) in a typical 0.13µm process
  • Single 32-bit AMBA bus interface
  • MMU supporting Windows CE, Symbian OS, Linux, Palm OS ( and )
  • Integrated instruction and data caches
  • Excellent debug support for SoC designers, including ETM interface
  • 8-entry write buffer — avoids stalling the processor when writes to external memory are performed
  • Portable to latest 0.18µm, 0.15µm, 0.13µm silicon processes.

Related Links



*
Performance Characteristics
*
*
 Cache Size
(Inst/Data)
Tightly
Coupled
Memory
Memory
Mgt
Bus
Interface
ThumbDSPJazelle
*
spacer
spacer
spacerARM920T16k/16k-MMUASBYesNoNo
spacer
spacer
spacer
spacerARM922T8k/8k-MMUASBYesNoNo
spacer

1.  AHB bus wrapper available as part of AMBA Design Kit(ADK)
**
*4 dots*Other ARM Websites | Help with Accessibility
*
shadow *LEGAL STATEMENTshadow