Accelerating the Cloud-to-Edge Infrastructure Transformation
The Neoverse N1 CPU is optimized for handling a wide range of cloud-native workloads at world-class levels of performance, efficiency and compute density. It adds up to a more flexible, more scalable and more competitive infrastructure for cloud providers, carriers, developers and customers.
Features and Benefits
Delivering market-leading server performance at half the power, Neoverse N1 marks a revolution in compute efficiency and performance/watt for the cloud and the edge. Customers have experienced price performance and TCO gains of 40% and more.
Supporting the Armv8.2-A specification, the Neoverse N1 platform delivers a host of architectural and implementation features targeted at the infrastructure market, including include server-class RAS, efficient virtualization, CPU power management, cache stashing, statistical code profiling, and I-cache coherency support.
Offering at least 30% compute efficiency gain over previous generation Arm infrastructure CPUs, the N1 platform scales from sub-35W systems for networking and specific tasks to hyperscale workloads requiring multicore designs.
Product Specifications and Key Documentation
| Architecture | Armv8-A (Harvard) | |
| Extensions |
|
|
| ISA support |
|
|
| Microachitecture | Pipeline | Out-of-order |
| Superscalar | Yes | |
| Neon / Floating Point Unit | Included | |
| Cryptography unit | Optional | |
| Max number of CPUs in cluster | Four (4) or direct-connect | |
| Physical addressing (PA) | 48-bit | |
| Memory system and external interfaces | L1 I-Cache /D-Cache | 64KB |
| L2 Cache | 1MB to 512KB, or 256KB | |
| L3 Cache | Optional, 512KB to 4MB | |
| ECC support | Yes | |
| LPAE | Yes | |
| Bus interfaces | AMBA CHI or ACE | |
| ACP | Optional with cluster | |
| Peripheral port | Optional with cluster | |
| Other | Security | TrustZone |
| Interrupts | GIC interface, GICv4 | |
| Generic timer | Armv8-A | |
| PMU | PMUv3 | |
| Debug | Armv8-A (plus Armv8.2-A extensions) | |
| CoreSight | CoreSightv3 | |
| Embedded Trace Macrocell | ETMv4.2 (instruction trace) |
Key documentation
Get Started with Neoverse N1 Reference Designs
Hyperscale Reference Design
64x-128x Neoverse N1 CPUs - highest performance server and cloud applications.
Edge Reference Design
8x Neoverse N1 CPUs - compute intensive edge cloud, network, storage, and security workloads.
Arm Neoverse N1 Core: Performance Analysis Methodology
With Neoverse N1 based systems becoming widely available, many real-world workloads are showing very competitive performance and significant cost savings when compared to legacy systems. Some recent examples include: H.264 video encoding, memcached, Elasticsearch, NGINX and more.
Performance that Spans Cloud-to-Edge
Neoverse N1 is designed to accelerate the transformation to a scalable cloud-to-edge infrastructure. See how Arm customers are deploying Neoverse N1 high-performance, low-power solutions in these areas.
Based on Arm Neoverse N1, AWS Graviton2 processor instances deliver up to 40% better price performance over comparable x86-based instances.
Explore More Options and Features
Neoverse E1
A highly efficient platform designed for throughput compute workloads and scalable for next-generation edge-to-core data transport.
CMN-600
Reduce SoC integration time with this Coherent Mesh Network optimized for a wide range of applications including networking infrastructure, storage, server, HPC, automotive, and industrial solutions.