First Generation Armv9 High-Efficiency “LITTLE” Cortex CPU based on Arm DynamIQ Technology
Cortex-A510 is a high efficiency Armv9 CPU that is a ground up microarchitecture design with considerable performance improvements compared to Cortex-A55. Cortex-A510 can be paired with the Cortex-X2 and Cortex-A710 in a big.LITTLE configuration, with a dynamic shared unit (DSU-110) as part of a Total Compute solution.
Features and Benefits
Cortex-A510 provides up to 35% performance uplift on previous generation high efficiency CPUs.
Using merged-core microarchitecture, two CPU cores can be combined into a complex for dynamic performance at increased efficiency.
Uses Armv9 architecture for mobile computing and introduces key features for performance, power efficiency, and security: Scalable Vector Extension version two (SVE2) and Memory Tagging Extension (MTE).
Product Specifications and Key Documentation
|Neon / Floating Point Unit||Included|
|Max number of CPUs in cluster||Eight (8)|
| Physical addressing (PA)
| Core architecture
||Merged-core, up to 2 cores per complex|
|Memory system and external interfaces||L1 I-Cache / D-Cache||32KB or 64KB|
|L2 Cache||Optional, 128KB, 192KB, 256KB, 384KB, 512KB|
|L3 Cache||Optional, 256KB to 16MB|
|Bus interfaces||AMBA AXI5 or CHI.E|
|Other||Security||TrustZone, Secure EL2|
|Interrupts||GIC interface, GICv4.1|
|Embedded Trace Extension||ETEv1.0|
|Trace Buffer Extension||Yes|
Where Innovation and Ideas Come to Life
As one of the most prolific pieces of technology, smartphones are the world's dynamic personal computers, connecting more than 4 billion people in immersive experiences. Arm develops the CPU technology that powers everything on a smartphone.
Talk with an Expert
Efficiency for multiple use cases. Learn how the Cortex-A510 can create a better user experience for your products.
Explore More Options and Features
The first generation Armv9 high performance Cortex CPU based on Arm DynamIQ technology, Cortex-A710 provides a blend of performance and efficiency through enhanced microarchitecture features.
Provide the ultimate user experience for entertainment and visual applications across a wide range of smartphone devices.
Arm System IP enables system designers to configure and build high-performance, power-efficient SoCs, while further differentiating with Arm processors and their own IP elements. System IP is integrated via industry-standard AMBA interfaces.
A Foundation of Silicon Success