*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
products and solutions
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .Consultancy 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .Graphics Solutions 
*
 .On-chip Debug & Trace 
*
 .Physical IP 
*
 .Processors 
*
  Processor Overview 
*
  Processor Selector 
*
 .Processor Families 
*
   
.
   
.
  ARM7 
.
   
.
   
.
   
.
   
.
  Architecture 
*
  Reference Methodology 
*
  Performance Packages 
*
  Application Processors 
*
  Embedded Processors 
*
*
 .Data Engines 
*
 .Operating System Support 
*
 .Security Solutions 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*
ARM7 Familyask ARM*
*

ARM7TDMI

ARM 32-bit RISC core at 16-bit system costs

The ARM7TDMI core is a 32-bit embedded RISC processor delivered as a hard macrocell optimized to provide the best combination of performance, power and area characteristics. The ARM7TDMI core enables system designers to build embedded devices requiring small size, low power and high performance.

The ARM7 family also includes the ARM7TDMI processor, the ARM7TDMI-S processor, the ARM720T processor and the ARM7EJ-S processors, each of which has been developed to address different market requirements.

The ARM7TDMI core is available via the ARM Processor Foundry Program and the DesignStart Program

 ARM7TDMI Diag
View larger image


Applications:
  • Personal audio (MP3, WMA, AAC players)
  • Entry level wireless handset
  • Pager
  • Ink-jet/bubble-jet printer
  • Digital still camera

Features:

  • 32/16-bit RISC architecture (ARM v4T)
  • 32-bit ARM instruction set for maximum performance and flexibility
  • 16-bit Thumb instruction set for increased code density
  • Unified bus interface, 32-bit data bus carries both instructions and data
  • Three-stage pipeline
  • 32-bit ALU
  • Very small die size and low power consumption
  • Coprocessor interface
  • Extensive debug facilities:
    –EmbeddedICE-RT real-time debug unit
    –JTAG interface unit
    –Interface for direct connection to Embedded Trace Macrocell (ETM)

Benefits:

  • Generic layout can be ported to specific process technologies
  • Unified memory bus simplifies SoC integration process
  • ARM and Thumb instructions sets can be mixed with minimal overhead to support application requirements for speed and code density
  • Code written for ARM7TDMI is binary-compatible with other members of the ARM7 Family and forwards compatible with the ARM9 and ARM9E families
  • Small die size reduces overall SoC area, cost and power consumption
  • Low power consumption enables battery-powered devices
  • Instruction set can be extended for specific requirements using coprocessors
  • EmbeddedICE-RT and optional ETM units enable extensive, real-time debug facilities
 

 

 

Performance CharacteristicsTop Right Corner
*
*0.180.1390 nm
*
*  Speed
Opt
Speed
Opt
Speed
Opt
*     
*
*
*Frequency* (MHz) 115133236
*
*
*Area (mm²) 0.590.260.18
*
*
*Power (mW/MHz) 0.210.060.03
*
*

* Worst case conditions –   0.18µm process - 1.62V, 125C, slow silicon ;  0.13µm process - 1.08V, 125C, slow silicon ;  90nm process - 0.9V, 125C, slow silicon
† Typical case conditions– 0.18µm process–1.8V, 25C, typical silicon ;  0.13µm process - 1.2V, 25C, typical silicon ; 90nm process - 1V, 25C, typical silicon

*

**
*4 dots*Other ARM Websites | Help with Accessibility
*
shadow *LEGAL STATEMENTshadow