*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
products and solutions
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .Consultancy 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .Graphics Solutions 
*
 .On-chip Debug & Trace 
*
 .Physical IP 
*
 .Processors 
*
  Processor Overview 
*
  Processor Selector 
*
 .Processor Families 
*
   
.
   
.
   
.
   
.
   
.
   
.
  Cortex 
.
  Architecture 
*
  Reference Methodology 
*
  Performance Packages 
*
  Application Processors 
*
  Embedded Processors 
*
*
 .Data Engines 
*
 .Operating System Support 
*
 .Security Solutions 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*
Processor Familiesask ARM*
*

Cortex Family

ARM Cortex-A8, ARM Cortex-A9 MPCore, ARM Cortex-A9 Single Core Processor, ARM Cortex-M1, ARM Cortex-M3 and ARM Cortex-R4(F)

The Cortex family of processors provides ARM Partners
with a range of solutions optimized around specific market applications across the full performance spectrum. This underlines ARM's strategy of aligning technology around specific market applications and performance requirements. 
 Cortex - Intelligent Processors By ARM
 
The ARM Cortex family comprises three series, which all implement the Thumb-2 instruction set to address the increasing performance and cost demands of various markets:
  • ARM Cortex-A Series, applications processors for complex OS and user applications.
    Supports the ARM, Thumb and Thumb-2 instruction sets
  • ARM Cortex-R Series, embedded processors for real-time systems.
    Supports the ARM, Thumb, and Thumb-2 instruction sets
  • ARM Cortex-M Series, deeply embedded processors optimized for cost sensitive applications.
    Supports the Thumb-2 instruction set only

For a list of public Cortex processor licensees, click here



*
Performance Characteristics
*
*
 Cache Size
(Inst/Data)
Tightly
Coupled
Memory
Memory
Mgt
Bus
Interface
ThumbDSPJazelle
*
spacer
spacer
spacerARM Cortex-A8Variable-MMU+TrustZoneAMBA 3 AXIYesYesYes
spacer
spacer
spacer
spacerARM Cortex-A9 MPCore16k/64k MMU+TrustZoneAMBA 3 AXIYesYesYes
spacer
spacer
spacer
spacerARM Cortex-A9 Single Core Processor16k/64k MMU+TrustZoneAMBA 3 AXIYesYesYes
spacer
spacer
spacer
spacerARM Cortex-M1 Yes-AMBA AHB-Lite + APBYesNoNo
spacer
spacer
spacer
spacerARM Cortex-M3--MPU (optional)3x AHB-Lite + APBYesNoNo
spacer
spacer
spacer
spacerARM Cortex-R4(F)0K-64kVariableMPUAMBA 3 AXIYesYesNo
spacer

**
*4 dots*Other ARM Websites | Help with Accessibility
*
shadow *LEGAL STATEMENTshadow