- Ability to store two FPGA images in flash - for instance, one known good test image and one development image
- 918 available IO pins with FOLD/THRU routing to optimize number of IOs passed up or down the stack
- Two separate JTAG connections to motherboard allow simultaneous software debug of a soft processor and hardware debug using an ILA
- PCB delay loops allow alignment of clocks on adjacent tiles
- Configurable IO voltage on HDRX connector
- FPGA over-temp LED
- Support for AES encryption of FPGA image with coin cell for maintaining encryption key
- General purpose pushbutton, LEDs and DIP switches all wired to FPGA
- Custom low-profile heatsink and cooling fan
Versatile LogicTiles
(View Larger Versatile LogicTiles Image)
Versatile™ LogicTiles can be added to any Versatile family baseboard. A LogicTile adds FPGA expansion space for prototyping or validating custom logic blocks, which can be driven by software running on the adjacent ARM processor. The main system AMBA® bus is brought right into the FPGA for direct connection to the peripheral IP under test.
There is currently one LogicTile available in the Versatile family - the LT-XC5VLX330. LogicTiles can be stacked to increase FPGA gate count. A general purpose Interface Tile (IT1) is also available for easy IO expansion to other hardware or systems.
| Logic Tile Name | LT-XC5VLX330 |
.jpg) | |
| Part number | LT330-BD-0239A |
| PCB number | HBI-0172 |
| Datasheet | Datasheet |
| Manuals | User Guide |
| FPGA Family | Virtex 5 |
| FPGA | XC5VLX330 |
| ZBT RAM | 2x16MB |
| Programmable Clocks | 3 |
| Switches | 8 |
| User LEDs | 8 |
| Upward IO | 252+ |
| Stackable with other LT | Yes |
| Power Supply | From motherboard |
An Interface Tile (IT1) can be stacked on top of a LogicTile to give IO connectivity to other boards or systems.
»
Quick Links
»
Featured Products
CoreSight
Wide range of trace macrocells for ARM processors,...
Wide range of trace macrocells for ARM processors,...
Mali-200
The world's most licensed OpenGL ES 2.0 accelerato...
The world's most licensed OpenGL ES 2.0 accelerato...
Logic IP - Standard Cell Libraries, Power Management Kit
Optimal processor performance and power efficiency...
Optimal processor performance and power efficiency...
Cortex-A9 Processor
Technology leadership - lowering the power for hig...
Technology leadership - lowering the power for hig...
Secure Services
system wide security built on TrustZone technology...
system wide security built on TrustZone technology...
»
News & Events
ARM CoreTile Express for Cortex-A5 P...
09 Aug 2011
Avnet and ARM® Launch Global Design ...
18 Jan 2011
»
ARM Blogs
ARM Techcon 2010 – “It’s not your Gr...
19 Oct 2010 by Erik Ploof
19 Oct 2010 by Erik Ploof
Design West (ESC) Day 1: Optimizing ...
29 Mar 2012 by Lori Kate Smith
29 Mar 2012 by Lori Kate Smith
Linux hwmon, power management and AR...
22 Mar 2013 by Pawel Moll
22 Mar 2013 by Pawel Moll
»
Forum Messages
Accessing VFP9 Registers from the de
20th Oct 2011 by RER
20th Oct 2011 by RER
Questions For Generic Timer Frequenc
23rd Nov 2012 by scott
23rd Nov 2012 by scott
Cortex-A9 EVB + Compiler choice?
27th Aug 2012 by paul66055
27th Aug 2012 by paul66055
»
ARM Onsite
»
ARM Twitter
- #ARM Blog: How ARM Compiler detects stack overflows or malicious tampering http://t.co/VE7mTS2rk1
about 3 hours ago
