RealView® Core Tiles are a risk free way to add an ARM processor to a hardware prototyping or software development system. The Core Tile for ARM1176JZF-S is a compact development board based on the ARM1176JZF-S test chip, the first implementation of the ARM1176JZF-S in silicon. | 
Front Back |
The test chip can be clocked at a much faster frequency than an FPGA or simulator model and includes internal memory, which enables accelerated software development and debug.
Together, this Core Tile and the RealView Emulation Baseboard provide a ARM1176JZF-S software development platform. By adding RealView Logic Tiles to this system, it becomes a fast platform for AMBA AXI peripheral prototyping on FPGA. Example RTL is provided to use the Core Tile on top of the Emulation Baseboard, which accelerates system prototyping and reduces time to market. Features of the Core Tile for ARM1176JZF-S Single ARM1176JZF-S CPU with VFP and 16KB caches and TCMs 128KB of internal AXI RAM ARM *TrustZone Technology On chip ETM11CS with external MICTOR trace connector External multiplexed 64-bit AXI interface Tile form factor High density stacking connectors JTAG connection for processor run control and debug (via board below) Power supply to generate the core voltage DACs and ADCs to control the CPU's voltage and measure its power consumption
*Standard EB FPGA image does not support TrustZone Stand-alone Operation Core Tiles cannot be used stand-alone. They require a motherboard that provides power and a JTAG connector and implements a memory system. For example, a Core Tile and an Emulation Baseboard can be used together for software development and hardware prototyping. Trace The ARM1176JZF-S test chip contains an Embedded Trace Macrocell (ETM) and an external trace port, which is connected to a MICTOR trace connector on the Core Tile. Please note: Core Tiles use ARM test-chips that are specially fabricated to validate new ARM designs and process technologies. These test-chips are provided by a variety of suppliers in small quantities. All test-chips used on Core Tiles are functionally tested by the manufacturer. However, the characteristics of the test-chips used on Core Tiles may vary for different manufacturing batches. ARM, therefore, cannot guarantee that characteristics including but not limited to clock speeds, cache configurations and TCM configurations will be the same from one Core Tile to the next.
| 
