*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
RealView Tools by ARM
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .Consultancy 
*
 .RealView Development Tools 
*
  Home Page 
*
**System Development box1*
*
*.Software Development box2*
*
**Ordering Information*
*
  Tools Support 
*
  Downloads 
*
  Documentation 
*
  RealView Distributors 
*
*
 .Fabric IP 
*
 .Graphics Solutions 
*
 .On-chip Debug & Trace 
*
 .Physical IP 
*
 .Processors 
*
 .Security Solutions 
*
 .Operating System Support 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*
Analyzer Tile 1ask ARM*
*
 
As part of the family of RealView® Development Boards, Logic Tiles enable system-on-chip (SoC) developers to prototype complete systems, prove custom IP, develop and test device drivers for custom IP. Logic Tiles may be stacked to provide additional capacity. High performance and high pin-count interconnect allows large design prototyping.

Versatile Analyzer Tile

Front    Back

The Analyzer Tile provides a debug capability for stacks of Logic Tiles. All connections between tiles are routed out to Mictor connectors so that a logic analyzer can be attached.

Architecture

  • Allows visibility of signals between tiles in a stack
  • 20 Mictor Logic Analyzer connectors
  • Test points for clocks

 

back to top
*
*
*
RELATED PRODUCTS
   
 Software Development

 
 Logic Tile for the Xilinx Virtex-5 FPGA >> 
   
 Logic Tiles for Xilinx Virtex-II FPGAs >> 
   
 Interface Tile 1 >> 
   

Related
***
*

User Guide (366k .pdf)

RealView Hardware Platforms Flyer (588KB .pdf)

*
*
*
**
*4 dots*Other ARM Websites | Help with Accessibility
*
shadow *LEGAL STATEMENTshadow