Low-Latency and High-Bandwidth Printf-Style Debug
The Arm CoreSight System Trace Macrocell (STM) is a trace source that enables real-time software instrumentation with no impact on system behavior or performance. It extends the low-cost real-time visibility of software and hardware execution to all software developers, enabling rich, optimized and low power software on Arm processor-powered devices across the whole supply chain. The STM-500 is for 64-bit systems and backward compatible to 32-bit.
The STM enables low-latency and high-bandwidth printf-style debug capability to give developers more visibility into their software. It does this without altering the system behavior, making it easier to develop and optimize software on Arm processor-based systems.
The CoreSight System Trace Macrocell is architected to provide the low-latency and high-bandwidth real-time system instrumentation required for real-time and application-based platforms. The Arm STM supersedes the Instrumentation Trace Macrocell (ITM) for these applications; for Cortex-M series processor-based devices, ITM remains the preferred solution.
The STM provides timing-accurate on-chip visibility of the software and hardware interaction. This enables Arm silicon partners and OEMs to optimize their SoCs even further and bring their platforms to market faster.
The CoreSight STM offers an industry standard across all markets for system visibility. All major tool vendors support Arm STM, which complements the industry-standard Embedded Trace Macrocell (ETM) and is compliant with MIPI System Trace specification.
System-level visibility is important during development. Find out how CoreSight STM helps reduce latency and increase throughput.
Arm processors include the ultra-low power Cortex-M series, real-time response Cortex-R series, and the server-class Cortex-A series.
Graphics and Multimedia
Arm Mali media IP offer high-performing, energy-efficient media processing across a large and growing number of mobile and consumer devices, including smartphones, tablets, TVs and wearables.
The Arm family of Dynamic Memory Controllers manage the differing demands of multiple processing elements while delivering maximum DRAM bandwidth.
Arm Socrates significantly reduces the time to select, configure and create Arm IP that is error free and ready for SoC integration.
Arm Development Studio
An end-to-end software development environment for all Arm-based systems, including Arm Compiler, debuggers, IDEs, performance analysis tools, models and middleware.
Everything you need to know to make the right decision for your project. Includes technical documentation, industry insights, and where to go for expert advice.
- Technical Reference Manual
- CoreSight Technical Introduction
- CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs
- Better Trace for better software with CoreSight STM
- Low Pin-count Debug Interfaces for Multi-device Systems
- Taking the fear out of silicon debug
- Video interview with CoreSight tech lead Mark LaVine