Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

An Introduction to AMBA 4 ACE - 'AXI Coherency Extensions'


06 June 2011

Venue: Webinar
Location: Webinar

Register Today

 

This webinar is only available on demand.

Learn about AMBA 4 ACE - 'AXI Coherency Extensions'. ACE introduces extensions to AMBA 4 AXI to support cache coherency amongst heterogeneous systems of CPUs and accelerators; cache maintenance operations; barrier transactions to enable consistent inter-device communications via shared memory; and Distributed Virtual Memory (DVM) signaling to enable consistent MMU address translation across multiple devices in an SoC.

This webinar will explain the concepts behind ACE, preparing you to go to the next level and read the full ACE specification which is available for download (registration is required) from the ARM website.

Register Today

 

 

 

 

 

 

 

Maximise