Highly Scalable Mesh for Intelligent Connected Systems
The Arm CoreLink CMN-700 Coherent Mesh Network is designed for intelligent connected systems across a wide range of applications, including networking infrastructure, storage, server, HPC, automotive, and industrial solutions. The highly scalable mesh is optimized for Armv9 and Armv8-A processors, multichip configurations, and CXL attached devices. It can be customized across a wide range of performance points.
The scalable mesh network can be customized to meet system performance and area requirements. The native AMBA 5 CHI network provides high-frequency, non-blocking data transfers between compute, accelerator, and IO to shared memory resources.
Socrates, a tool created by Arm, guides designers through the configuration and/or creating a viable interconnect fabric, reducing the time and complexity typically required for an implementing an interconnect mesh while simultaneously improving performance.
The CoreLink CMN-700 provides the highest performance coherent backplane for Armv9 systems from small, efficient access points to data center solutions maximizing compute density.
CoreLink CMN-700’s CCIX/CXL Gateways extend the high frequency, non-blocking AMBA 5 CHI protocol messages across multiple SoCs, so system designers can attach more compute or acceleration with a shared virtual memory.
The multichip links also support AMBA AXI5, ACE5-lite, CXS, and CCIX. CCIX is the open coherency standard that allows processors based on different instruction set architectures to extend the benefits of cache coherent, peer processing to acceleration devices.
Keeping data on-chip greatly improves performance and efficiency. The integrated system cache is designed to decrease average CPU read latency and boost IO throughput workloads, such as networking and storage.
Where Innovation and Ideas Come to Life
Talk with an Expert
Looking to build more powerful infrastructure SoCs from edge to cloud? Find out how the Arm CoreLink CMN products can help.
Explore More Options and Features
Cloud service providers, carriers, system designers and others are turning to Arm Neoverse to build 5G networks, hyperscale datacenters and high performance computing (HPC) systems. Arm Neoverse delivers leading performance and scalability while dramatically reducing power consumption and TCO.
CoreSight Debug and Trace
Arm CoreSight technology is a set of tools that can be used to debug and trace software that runs on Arm-based SoCs.
System Memory Management Units
A system memory management unit (SMMU) is responsible for all aspects of memory management, including caching and memory virtualization.
Arm generic interrupt controllers (GIC) perform critical tasks of interrupt management, prioritization and routing.
Everything you need to know to make the right decision for your project. Includes technical documentation, industry insights, and where to go for expert advice.
- Transforming compute for next-generation infrastructure
- Neoverse V1: A new tier in computing
- Neoverse N2: Industry-leading performance and power efficiency