


## ARM® CoreSight™ Building Optimized ARM SoCs

Modern SoCs are continually increasing in complexity and packing in more and more features. Large designs with multiple CPU architectures, GPUs, numerous power domains, various DVFS regions, big.LITTLE™ and advanced security schemes are very common. This in turn adds a big overhead for silicon bring-up and software development/optimization while at the same time designers are under pressure to keep costs down.

CoreSight, ARM's debug and trace product family, is the most complete on-chip debug and trace solution for the entire System-On-Chip (SoC), making ARM-based SoCs the easiest to debug and optimize.

### Key Benefits

- Higher visibility of complete system operation through fewer pins
- Standard solution across all silicon vendors for widest tools support
- Re-usable for single ARM core, multi-core or core and DSP systems
- Enables faster time-to-market for more reliable and higher performance products
- Supports for high performance, low power SoCs



### CoreSight DAP

The CoreSight Debug Access Port provides software debugger access to the debug and trace subsystem within a SoC. The DAP supports access through JTAG or, for pin limited applications, Serial Wire Debug (SWD) offers the same functionality over two pins.

### CoreSight STM

The CoreSight System Trace Macrocell enables low latency and high bandwidth *printf* style debug capability that gives developers more visibility into their software without altering the system behavior, making it easier to develop and optimize software on ARM processor-based systems.

### CoreSight TMC


The CoreSight Trace Memory Controller (TMC) provides a range of trace collection solutions to manage and deliver real-time trace in a cost effective manner during all product development phases' right up to final products. TMC introduces a new FIFO mode enabling averaging of trace over a long period, reducing risks of overflows and allowing smaller trace port.

# ARM® CORESIGHT™

Processor Debug & Trace IP

## CoreSight SoC-400


The CoreSight SoC-400 provides a kit of parts to build and validate a debug a trace subsystem within an SoC design. These components, in conjunction with the CoreSight Trace macrocells, provide the whole infrastructure required to debug, monitor, and optimise the performance of a complete System on Chip (SoC) design. CoreSight SoC-400 has been designed to address the high bandwidth requirements of multi-core debug and trace and to provide access to whole systems beyond the core.



## CoreSight Timestamping and Cross Triggering

CoreSight supports the generation and distribution of 64 bit timestamps, enabling time correlation of multiple debug and trace sources across a SoC

CoreSight also offers cross-triggering capabilities for distribution of trigger events, thus enabling a SoC component to control the actions of other components.



## Debug Tools Support

For the debug and trace solution to be effective, it is critical to have advanced debug tools support. ARM has defined an open CoreSight architecture to allow SoC designers to add debug and trace capabilities for other IP cores in to the CoreSight infrastructure. Therefore, this allows for widespread tool support in the ecosystem. The CoreSight technology is supported by over 25 industry-leading software and hardware debug tools companies across all markets and regions.



Google search for this product  
CoreSight Debug and Trace

For More information  
Web: [j.mp/CoreSight](http://j.mp/CoreSight)



Call us

UK  
T: +44 1223 400400

USA  
T: +1 408 576 1500

GERMANY  
T: +49 89 456040 20

JAPAN  
T: +81 45 477 5260

SOUTH KOREA  
T: +82 31 712 8234

TAIWAN  
T: +886 2 8751 1717

CHINA  
T: +8621-6154 9000

INDIA  
T: +91 80 4928 2000

FRANCE  
T: +33 1 39 30 47 89

ARM, ARM Powered, Artisan, StrongARM, Thumb, Multi-ICE, ModelGen, PrimeCell, SecurCore, PrimeXsys, RealView, TrustZone, Jazelle, ARM7TDMI, ARM9TDMI, ARMulator AMBA, Connected Community and The Architecture for the DigitalWorld are registered trademarks of ARM Limited. Cortex, AXI, AHB, ARM7, ARM7TDMI-S, ARM7EJ-S, ARM720T, ARM740T, ARM9, ARM9TDMI, ARM920T, ARM922T, ARM940T, ARM9E, ARM9E-S, ARM926EJ-S, ARM946ES, ARM966E-S, ARM968E-S, ARM996HS, ARM10, ARM1020E, ARM1022E, ARM1026EJS, ARM11, ARM1136J-S, ARM1136JF-S, ARM1156T2-S, ARM1156T2F-S, ARM-1176JZ-S, DesignStart, ARM1176JZF-S, EmbeddedICE, EmbeddedICE-RT, AMBA, ARM Development Suite, ETM, ETM7, ETM9, ETM10, ETM10RV, ETM11, Embedded Trace Macrocell, Embedded Trace Buffer, ETB, ETB11, Embedded Trace Kit, Integrator, JTEK, Mali, MultiTrace, MPCore, MOVE, OptimoDE, AudioDE, SecurCore, SC100, SC110, SC200, SC210, SC300, SC000 are trademarks of ARM Limited. Java is a trademark of Sun Microsystems, Inc. XScale is a trademark of Intel Corporation. All other brand names or product names are the property of their respective holders. All other trademarks and trade names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc (LSE: ARM and NASDAQ: ARMHY); its operating company ARM Limited; and the regional subsidiaries: ARM, Inc.; ARMKK; ARMKorea Ltd.; ARMTaiwan Limited; ARMFrance SAS; ARMConsulting (Shanghai) Co. Ltd.; ARMBelgiumN.V.; AXYS Design Automation Inc.; ARMGermany GmbH; ARMEEmbedded Technologies Pvt. Ltd.; ARMNorway, AS; and ARM Sweden AB. Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder. The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. All warranties implied or expressed, including but not limited to implied warranties of satisfactory quality or fitness for purpose are excluded. This document is intended only to provide information to the reader about the product. To the extent permitted by local laws ARM shall not be liable for any loss or damage arising from the use of any information in this document or any error or omission in such information.