Synopsys And ARM Announce Immediate Availability Of CCS Noise Models For ARM Physical IP

04 October 2006

Next-Generation Signal Integrity Sign-off Models to Deliver Improved Accuracy and Reduced Turnaround Time

MOUNTAIN VIEW, Calif. and CAMBRIDGE, UK—October 4, 2006—Synopsys, Inc. (Nasdaq: SNPS), a world leader in semiconductor design software and ARM [(LSE:ARM); (Nasdaq:ARMHY)], today announced that the ARM® Advantage™ , Metro™ and SAGE-X™ standard cell libraries, part of its Artisan® physical IP family, now support the next-generation signal integrity signoff models based on Liberty™ Composite Current Source (CCS) modelling technology. Used in conjunction with the Synopsys PrimeTime® analysis tool, the golden signoff standard, CCS noise models allow designers to get better accuracy and reduced turnaround time. Liberty open source noise models also facilitate visibility into transistor-level behaviour that is key to nanometer sign-off analysis. CCS noise models are proven to deliver sign-off level accuracy to within two percent of HSPICE® simulation as seen at leading semiconductor companies.

“Over the years, we have closely collaborated with Synopsys to advance design solutions based on open standards,” said Brent Dichter, general manager, ARM Physical IP. “Open-source CCS modelling technology has gained significant momentum in the semiconductor industry, and we look forward to once again leading in the IP industry with CCS noise support, the next generation signal integrity models.”

CCS models are the industry’s first open-source current-based models to unify timing, signal-integrity, and power. CCS technology is designed to address the new low-power design challenges and the industry’s advanced process modelling challenges for 65-nanometer (nm) and below geometries. Other noise models suffer from limited accuracy or employ closed, proprietary formats limiting their use during signoff.  In contrast, the CCS-based noise models are current-based and allow signoff tools to much more closely model actual silicon behaviour, thus reducing design iterations. CCS noise models are open-source, giving users transparency and confidence during signoff and promoting interoperability across the EDA industry.

“In order for our customers to obtain the silicon entitlements of the latest processes, they need world class implementation and signoff tools as well as highest accuracy IP,” said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. “The Synopsys Galaxy™ Design Platform combined with CCS-enabled models from industry-leading IP providers such as ARM will help ensure that our mutual customers get their silicon to function as expected and meet their challenging nanometer requirements.”

Synopsys, a member of the ARM Connected Community, will be available to discuss this collaboration at the ARM Developers’ Conference in Santa Clara, CA on October 4-5, 2006.  For more information, please visit www.arm.com/developersconference.

CCS timing and noise models for the ARM Advantage, Metro and SAGE-X standard cell libraries are available for immediate download from the ARM website at http://www.arm.com/

About the ARM Connected Community
The ARM Connected Community is a global network of companies aligned to provide a complete solution, from design to manufacture and end use, for products based on the ARM architecture. ARM offers a variety of resources to Community members, including promotional programs and peer-networking opportunities that enable a variety of ARM Partners to come together to provide end-to-end customer solutions. For more information, please visit http://www.arm.com/community.

About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.


Synopsys is a registered trademark of Synopsys, Inc. Liberty is a trademark of Synopsys, Inc.
ARM is a registered trademark of ARM Limited. Metro, Advantage and SAGE-X are trademarks of ARM Limited. Artisan and Artisan Components are registered trademarks of ARM Physical IP, Inc. All other brands or product names are the property of their respective holders. “ARM” is used to represent ARM Holdings plc; its operating company ARM Limited; and the regional subsidiaries ARM INC.; ARM KK; ARM Korea Ltd.; ARM Taiwan; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; AXYS Design Automation Inc.; AXYS GmbH; ARM Embedded Solutions Pvt. Ltd.; ARM Physical IP, Inc.; and ARM Norway, AS.
Any other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

Contacts Details:


Sheryl Gulizia
Synopsys, Inc.

ARM PRESS OFFICE: +44 208 846 0797

Nandita Geerdink
Text 100
+1 415 593 8457
Michelle Spencer
+44 1628 427780
Claudia Natalia
+1 408 548 3172


We use cookies to give you the best experience on our website. By continuing to use our site you consent to our cookies.

Change Settings

Find out more about the cookies we set