Designing with CoreSight

ARM Private Training Course


This course is intended for engineers designing silicon devices based around ARM cores incorporating the CoreSight debug architecture. The course covers an introduction to CoreSight and then presents detailed material on each aspect of the technology. Please note that the course assumes familiarity with ARM-based designs and with the AMBA/AXI on-chip bus architecture.


  • A working knowledge of system-on-chip design.
  • Familiarity with ARM technology.
  • Familiarity with AMBA/AXI.


Hardware design engineers who need to understand and work with the CoreSight debug architecture.


2 days


  • CoreSight Overview
  • CoreSight Buses
  • Programmer’s Model
  • ETM Specification
  • System Discovery
  • Control & Access (Debug Access Port, APB Interconnect, Embedded Cross Trigger)
  • Trace Sources (CPU Trace Macrocells, System Trace Macrocell, Instrumentation
  • Trace Macrocell)
  • Trace Links (Trace Funnel, Replicator, ATB Bridge)
  • Trace Sinks (Trace Port Interface Unit, Embedded Trace Buffer, Trace Memory Controller)
  • CoreSight Time Stamping
  • Clocks, Reset & Power Management
  • System Design
  • CoreSight SoC

Download PDF Version

[ Go back to Training Course list ]

Sign up for ARM Training email updates

*Enter your details above to receive our quarterly ARM Training newsletter, and other occasional email alerts on upcoming training courses and events, discounts and offers. We will process your information in accordance with our Privacy Policy.



We use cookies to give you the best experience on our website. By continuing to use our site you consent to our cookies.

Change Settings

Find out more about the cookies we set