*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
technical support
*
*
****
*.Technical Support
*
*
*>>Home Page*
*
*.Obtaining Support*
*
*.FAQs*
*
**Development Tool FAQs*
**IP FAQs*
**Embedded Software FAQs*
**Artisan Physical IP FAQs (Login Required)*
*
*.Downloads*
*
*.Documentation*
*
*.Training*
*
*.Where To Buy*
*
*.Keil MCU Tools*
*
*.What's New*
*
*.ARM Newsgroups*
*
*.Active Assist On-site Services*
*
*
*
technical support FAQsask ARM*
*

Technical Support Search
*     (Advanced Search)
  FAQs   Documentation   Downloads   Forums

*

 
downarrowIs it possible to configure the cache sizes and memory timings on the RTSMs?
Applies to: Profiling, RealView Development Suite (RVDS) 3.1 Professional, RealView Profiler (RVP) 1.0

No – the RTSMs (Real Time System Models produced by System Generator) do not model the effects of caches or memory latencies. These functionally accurate models use code translation technology to achieve high simulation speeds, and so do not have a concept of memory latency.
It is possible to alter relative clocking rates between System Generator components, however this will affect event timing within the system rather than cycle counts.

 






back to top

*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow