*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
technical support
*
*
****
*.Technical Support
*
*
*>>Home Page*
*
*.Obtaining Support*
*
*.FAQs*
*
**Development Tool FAQs*
**IP FAQs*
**Embedded Software FAQs*
**Artisan Physical IP FAQs (Login Required)*
*
*.Downloads*
*
*.Documentation*
*
*.Training*
*
*.Where To Buy*
*
*.Keil MCU Tools*
*
*.What's New*
*
*.ARM Newsgroups*
*
*.Active Assist On-site Services*
*
*
*
technical support FAQsask ARM*
*

Technical Support Search
*     (Advanced Search)
  FAQs   Documentation   Downloads   Forums

*

 
downarrowHow many Logic Tiles can I stack on the Emulation Baseboard and PB926EJ-S?
Applies to: Emulation Baseboard (EB), Logic Tiles, PB926EJ-S, Versatile

[new 16 August 2007]

In theory there is no limit to the number of tiles you can stack on top of each other. In Logic Tiles the functionality of the signals routed between the tiles is not defined, and there is no signal rotation in the stacking headers.

There is a real limit for the number of tiles you can stack together, which mainly depends on:

  • The maximum load of the signals connected to several tiles (e.g. CLK_GLOBAL)
  • The maximum delay of the signals routed up and down the stack
  • The minimum speed of your design
  • The maximum power that can be supplied by the baseboard

Many users have been able to stack up to 4 Logic Tiles on top of an EB rev D or PB926EJ-S rev E baseboard, but this depends on the constraints above.






back to top

*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow