*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
technical support
*Home > Technical Support > FAQs > Development Tool FAQs > Why does progcards_rvi fail when downloading an FPGA image to the ...
*
****
*.Technical Support
*
*
*>>Home Page*
*
*.Obtaining Support*
*
*.FAQs*
*
**Development Tool FAQs*
**IP FAQs*
**Embedded Software FAQs*
**Artisan Physical IP FAQs (Login Required)*
*
*.Downloads*
*
*.Documentation*
*
*.Training*
*
*.Where To Buy*
*
*.Keil MCU Tools*
*
*.What's New*
*
*.ARM Newsgroups*
*
*.Active Assist On-site Services*
*
*
*
technical support FAQsask ARM*
*

Technical Support Search
*     (Advanced Search)
  FAQs   Documentation   Downloads   Forums

*

 
downarrowWhy does progcards_rvi fail when downloading an FPGA image to the Logic Tile?
Applies to: Logic Tiles, Progcards, Versatile

This FAQ only applies to the RVI version of progcards.

We have discovered that some versions of the Xilinx FPGA bit file generation tools can produce a larger .bit file than we have seen before.  If you are generating a .bit file for a Logic Tile based on the XC2V8000 FPGA, this can cause programming to fail, as the RVI hardware cannot accept the size of file.  The displayed error will be similar to:

ERROR: Communication error with RealView ICE: "XXXXXXXXX" (exec)
Please reboot your RealView ICE and try again

The ability to download larger FPGA images will be addressed in a future release of progcards.  As a work-around, turning on .bit file compression in the Xilinx tools will reduce the file size, and allow programming to work.






back to top

*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow