*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
technical support
*
*
****
*.Technical Support
*
*
*>>Home Page*
*
*.Obtaining Support*
*
*.FAQs*
*
**Development Tool FAQs*
**IP FAQs*
**Embedded Software FAQs*
**Artisan Physical IP FAQs (Login Required)*
*
*.Downloads*
*
*.Documentation*
*
*.Training*
*
*.Where To Buy*
*
*.Keil MCU Tools*
*
*.What's New*
*
*.ARM Newsgroups*
*
*.Active Assist On-site Services*
*
*
*
technical support FAQsask ARM*
*

Technical Support Search
*     (Advanced Search)
  FAQs   Documentation   Downloads   Forums

*

 
downarrowMy PB926EJ-S stops working when I attach a Logic Tile
Applies to: Logic Tiles, PB926EJ-S, Versatile

When a Logic Tile is connected to a PB926EJ-S system, it must contain a functioning AHB based design for the system to boot correctly & run code. Logic Tiles are delivered from our production facility with a test image that is not compatible with AMBA based baseboards.

An example of a valid AHB system can be found in Application Note 119.

If you have loaded a design that does not provide a working AHB connection, then the symptoms that you will observe will include:

  • The character LCD display will not show version information
  • There will be no serial terminal output
  • You will not be able to connect a debugger.

If you are certain that you have loaded a valid AHB based design into the Logic Tile's flash memory, be aware that the Tile supports the option of two images, and  you may not have the correct one selected. Check that the configuration DIP switches S2 are set correctly (refer to the Logic Tile user guide), and correspond to the address in flash as set in the progcards .brd file.

Please note that Application Note 128 does NOT include a working AHB system. It is a simple flashing LED example that is intended to check the basic operation of the Tile, the tool flow to produce a working FPGA .bit file.






back to top

*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow