Silicon Proven SRAM, Register File and ROM Memory Compilers

Arm offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part of the Arm Processor / Graphics Optimized packages, Arm Fast Cache Instances deliver tuned performance, power and area when building Arm ProcessorsGraphics and System IP.

Request Information

Embedded memory info

The Arm Embedded Memory IP portfolio consists of:

  • Single Port SRAM
  • Dual Port SRAM
  • Single Port Register file
  • Two Port Register file
  • Via and Diffusion Programmable ROM
Arm DesignStart

Arm DesignStart

Approved users can browse, investigate and download Artisan IP for evaluation. Register or login below and accelerate your design innovations today!

Login or Register

Perfect for implementing

Arm Logic IP solutions are designed to deliver highest yield through extensive Design for Manufacturability (DFM) optimization and validated with leading EDA tools.