*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
RealView Tools by ARM
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .ARM Services 
*
 .RealView Development Tools 
*
  Home Page 
*
*.System Development box1*
*
*
**Software Development box2*
*
**Ordering Information*
*
  Tools Support 
*
  Downloads 
*
  Documentation 
*
  RealView Distributors 
*
  Request Product Quote 
*
*
 .Fabric IP 
*
 .On-chip Debug & Trace 
*
 .Multimedia 
*
 .Physical IP 
*
 .Processors 
*
 .Security Solutions 
*
 .Operating System Support 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
*
Design Simulation Modelask ARM*
*

Full Timing Simulation
The Design Simulation Model (DSM) is a timing accurate simulation model that you can include directly within a range of target HDL simulators. Each DSM is specific to a simulator and host platform.  DSM's are models for the implementation flow.

Each DSM contains a compiled model and a VHDL or Verilog timing shell. DSM execution speeds in the range of 5 to 500 cycles per second, depending on the simulator interface efficiency and the complexity of the design in which it is instantiated.

Designers implementing ARM processor-based systems see the DSM as the definitive representation of their chosen ARM processor. The DSM must therefore fully match the architecture and functionality of the ARM processor design. ARM ensures this by certifying the DSM against the entire Architecture Validation Suite (AVS) and Device Validation Suite (DVS) associated with that ARM processor.

DSMs available from an ARM Partner include the appropriate process specific timing file. ARM also supplies a DSM Evaluation Package which contains a generic timing file to allow some evaluation to be done prior to specific ARM Partner selection.

Generic Features

  • Full device functionality
  • Phase accuracy
  • Register visibility
  • Min/typ/max pin-pin delays
  • Setup/hold, input pulse checking, output delays
  • Cache and memory size configuration
  • Timing back annotation
  • 9-value logic & resolution
  • Disassembler

Please Note:

Some features may be limited by the capabilities of the target simulator and the ARM processor represented by the DSM.

DSM package contents
Each DSM contains the following components:

  • Generic timing parameter files
  • Test model that allows ARM Condensed Reference Format (CRF) production test vectors to be run
  • A set of CRF test vectors for validating the model
  • Documentation
  • Utility to ensure correct back-annotation of SDF to timing shells.

Simulator Support
Each Design Simulation Model (DSM) is available for the following simulators:

Platform Support
DSMs are available on the following OS Platforms:

  • SUN/Solaris 8, 9 (32-bit and 64-bit)
  • Linux RedHat (32-bit1 and 64-bit2)

Please Note:

1 - Redhat 7.2 and above on IA-32 processors
2 - Redhat Enterprise 3 on AMD-64 processors

Availability

You can order a specific DSM directly from ARM. Each DSM has a unique ARM Part Number of the form device - MS- simulator, such as AT010-MS-34002 for an ARM7TDMI® Cadence NC-VHDL DSM for Solaris. Please contact ARM  for detailed DSM availability.

back to top
*
*
Related
***
*ARM IP Models*
*
*
**
*4 dots*Other ARM Websites
*
shadow *LEGAL STATEMENTshadow