*
*Home|Chinese|Japanese*About ARM|Forums|Events|News|Employment|Contact Us|Investors*
dotted rule
*ARM - the architecture for the digital worldARM - the architecture for the digital world
search
*
*
***
*MARKETS:PRODUCTS & SOLUTIONS:CONNECTED COMMUNITY:TECHNICAL SUPPORT:DOCUMENTATION*
*
products and solutions
*
*
****
*.Products & Solutions
*
*
 >>Home Page 
*
 .Consultancy 
*
 .RealView Development Tools 
*
 .Fabric IP 
*
 .Graphics Solutions 
*
 .On-chip Debug & Trace 
*
 .Physical IP 
*
 .Processors 
*
  Processor Overview 
*
  Processor Selector 
*
  Processor Families 
*
  Processor Architecture 
*
  Reference Methodology 
*
  Performance Packages 
*
  Application Processors 
*
  Embedded Processors 
*
*
 .Security Solutions 
*
 .Operating System Support 
*
 .Licensing 
*
 >>Markets 
*
 >>Books 
*
*
ask ARM
Processor Performance Packagesask ARM
*
*

ARM Processor Performance Packages include ARM® Artisan® physical IP optimized for a specific processor, foundry, node and process variant to provide ARM Partners with a rapid and risk-free route to implementing high-performance ARM processors in silicon.
 
The ARM1176JZ-S performance package for TSMC 65LP is the first in a series to be released and consists of the following:

  • ARM AdvantageTM-HS standard cell library
  • Fast cache CPU memory instances for 8K, 16K and 32K ARM1176JZ-S cache configurations
  • Integration documentation
  • Library preparation for leading EDA tool flows

The combination of Advantage-HS high speed standard cell library and optimized memories provides a performance increase of typically 20% over other ARM1176JZ-S processor implementations.  Trial implementations using the ARM1176JZ-S processor performance package for TSMC 65LP have achieved over 500 MHz while occupying less than 1.8 mm2 (including 16K instruction and data caches).

ARM1176 PPP Diag

 

Reference Methodology Integration
ARM also works closely with leading EDA companies to develop            Implementation Reference Methodologies (iRMs) that contain ARM Artisan® front-end library views, and pre-compiled RAMs in support of a wide range of ARM processor products. The standard cell libraries and RAM’s provided in the iRM’s are targeted at providing the best generic power, performance and area (PPA) trade off.  iRM’s are also configured for a single cache instance to enable a better out of box experience with a given version of EDA tools.

The Processor Performance Package, while optimized for higher performance implementations, has flexible cache configurations and allows for support from multiple EDA vendors through configuration scripts. A performance package can be easily integrated into an iRM if higher achievable performance or cache configuration changes are required. A description of how to integrate the process performance package into the IRM is included in the documentation. ARM recommends customers first use the iRM as supplied to gain familiarity and then integrate the performance package to explore higher performance implementations.

How to access?
All customers with current ARM1176 RTL licenses will need to request access through the arm.access.com website to enable viewing of front-end tar file and readme by browsing through the relevant foundry and process node.

Customers without a valid ARM11 RTL licence can request further information or access for the processor performance package via IPaccess-TEAM@arm.com

 

*
See Also
   
 ARM1176JZ(F)-S>> 
   
 Physical IP Product Overview>> 
   
 Artisan Advantage™ Performance Platform>>
(212KB .pdf)
 
   
 Memory Compiler>> 
   
*
Related
   
 ARM Reference Methodology>> 
   
 Artisan Metro™ Low-Power Platform>>
(241KB .pdf)
 
   
*

 

**
*4 dots*Other ARM Websites | Help with Accessibility
*
shadow *LEGAL STATEMENTshadow