ROM Image (View Larger ROM Image)
ARM® Memory IP solutions include Diffusion and Via/Contact programmable ROMs suited for high density and low power applications. ROM compilers are available in over 18 different foundries and 140 process variants from 14 nm to 250 nm

ARM IP Download Available

Requires free customer account


ROM (Read Only Memory) is for the permanent storage of data within an SoC or other integrated circuit application. ARM offers both Via Programmable ROM and Diffussion Programmable ROM delivering maximum flexibility in design application.
  • High density and low power ROM memories suitable for BOOT code
  • Broad support for all leading EDA vendors ensuring quick time to market Flexible business models like ‘free library program’ and ‘try before you buy’ allowing lowest cost of ownership
  • Memory subcircuits optimized over multiple sub ranges to provide power, performance and area close to a custom design.
  • Lowest risk solutions with ARM memories being used by IDMs, fabless start-ups, IC companies and design houses backed up by a knowledgeable customer support team available in multiple time zones

High Density memories are 30% smaller compared to High speed memories and designed for high array efficiency. Targeted for mainstream and cost sensitive applications, these memories and can achieve up to 7000Kbits/sq mm at 28nm technology.

Targeted for power sensitive handheld markets, these Low Power memories reduce leakage current by up to 30% over the standard memories. These memories are . Multiple power management modes available providing up to 20x reduction in leakage in power down mode over the regular standby mode

  • Depending upon foundry, geometry and flavor the Register file compilers support multiple features to ensure optimal implementation of all types of designs

Key Features Benefits

High density and low power architecture

Minimizes die area to reduce die and packaging cost

Multiple power management modes with power gating and multi-voltage operation

Flexible power management allows packaging cost reduction, competitive product with higher battery life
Flexible margining features Allows yield/performance tradeoff
Optional integrated pipeline Allows high throughput
Soft Error repair Enables yield optimization
Advanced test features Enhances product quality and minimizes field returns
Pseudo Scan

1. Cuts down test time drastically by orders of magnitude reducing overall product test cost significantly

2. Improved product quality lowers field failures

  • Power grid supported in all the advance nodes (90 nm and below). Multiple options for power rings supported in mature nodes.
  • Metal 4 used as a top metal layer.

TSMC 16FFLL+ ROM Compiler+ ROM Compilers

Memory solution Architecture Maximum size Mux options
ViaROM High Density 1280 Kbits 8, 16, 32, 64

Samsung 14LPP ROM Compilers

Memory solution Architecture Maximum size Mux options
ViaROM High Density 1280 Kbits 8, 16, 32

Samsung 14LPE ROM Compilers

Memory solution Architecture Maximum size Mux options
ViaROM High Density 1024 Kbits 8, 16, 32

ARM ROM (Read Only Memory) Embedded Memory IP may be used in complex SoC designs that require many types of IP across the design. In addition to ROM IP, ARM offers a wide variety of compatible Processor to Pads IP including ARM Processor, Multimedia, System and Physical IP, with which to develop your SoC.

Visit DesignStart to find ARM IP solutions for your SoC and start designing today.

ARM Physical IP ARM Processor IP ARM System IP ARM Multimedia IP

SRAM Memory




Register File Memory


Memory Controllers




System Controllers




Debug & Trace


ARM ROMなどのフィジカルIP製品については、DesignStartで確認できます。 DesignStartの登録済みのユーザは、すべての製品のフロントエンド パッケージをダウンロードでき、配置配線を含めた評価ができます。 また、DesignStartから、データシート、アプリケーション ノートなどの技術文書にアクセスできます。




Powered 3203
Go Left
Go Right



We use cookies to give you the best experience on our website. By continuing to use our site you consent to our cookies.

Change Settings

Find out more about the cookies we set