Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

Calibre® RealTime by Mentor Graphics Corporation



Back End Design

Product Description

Calibre® RealTime by Mentor Graphics Corporation

Product Description

Calibre RealTime delivers Calibre signoff DRC inside custom and analog/mixed-signal design flows. With its ability to perform all checks in Calibre DRC, including recommended rules, pattern matching, equation-based DRC, and double patterning, Calibre RealTime lets custom and analog designers correct and adjust their designs during the layout process using the same foundry-qualified rule decks used by batch Calibre.

Imagine-no more time-consuming layout-verification-simulation loops, and no more unwelcome, costly manufacturing issues after tapeout. By allowing designers to correct and optimize "on the fly" during the design process, Calibre RealTime lets them make needed layout changes while the design is still highly flexible, and without slowing down the design process. In short, Calibre RealTime lets the designers drive the design process, not their tools. And because it's Calibre, the results can be trusted.

How does it work? Calibre RealTime provides a tight integration between the Calibre physical verification platform and the custom IC design and layout system, based on the OpenAccess industry standard. When invoked from the design tool, Calibre RealTime provides direct calls to Calibre analysis engines running foundry-qualified Calibre rule decks. Now, no matter how many drawn layers a design contains, or how many checks there are per layer, or even how complex those checks are, custom design groups working at all nodes can get to DRC-clean quickly and with Calibre confidence.

Product Features

  • Uses standard foundry-qualified rule decks
  • Automatically runs Calibre nmDRC when edits are made in layout
  • Provides built-in error review toolbar to enhance ease of use
  • Uses OpenAccess run-time model to enable integration with most
  • Custom design environments
  • Employs in-memory checking to ensure best performance
  • Supports user-defined custom filters tied to layout interface
  • Complements existing built-in checkers
  • Supported Integrations
    • Springsoft Laker™ design environment (version OA 2010.8)
    • Calibre IC Station® (version v10).

 

Interactive Editing/Verification

Interactive editing and verification of custom/AMS layouts ensures DRC-clean designs in the shortest time possible.

Instant Feedback

Calibre RealTime provides instantaneous feedback on DRC violations during layout creation and editing, enabling quick and accurate correction of the most complex configurations.

Shorter Design Cycle

Calibre RealTime reduces overall design cycle time by eliminating separate, time-consuming verification iterations.

Design Optimization

With more time in the design cycle, designers can provide more design optimization during layout creation, resulting in better quality and higher performance

Improved Productivity

With more time and information during the design creation process, designers can concentrate on providing the best design possible. No more tedious design rule interpretations, and no waiting around for verification runs to complete.

One Tool, One Interface

Calibre RealTime runs within the custom design tool as an integral part of design creation flow. With a built-in toolbar, Calibre invocation is just a click away.

Calibre Confidence

Because Calibre RealTime uses Calibre analysis engines and foundry-qualified rule decks, designers can have full confidence in the results.

OpenAccess

Using the OpenAccess run-time model enables Calibre RealTime integration with most custom design environments.

Calibre® RealTime

Market Segment(s)

  • Embedded
  • Enterprise
  • Home
  • Mobile
  • Mobile Computing

Target Platform(s)

  • Linux

Physical IP

  • DDR I/O (DDRI/II)
  • General Purpose I/O (Inline / Staggered)
  • Register File Memory Compilers
  • Specialty I/O (HSTL, SSTL)
  • SRAM Memory Compilers
  • Standard Cell Libraries
 
ARM Connected