Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

USB 2.0 host & device with AXI Interface by Adapt IP



SoC IP Provider

Product Description

 

Universal Serial Bus 2.0 (High Speed)

This device controller is based on the Vreelin Engineering core which has been used extensively in commercial settings for 5 years. It has the following features:

USB device core

  • Device processor interface
    • Xilinx Local Memory Bus (LMB)
    • ARM Advanced eXtensible Interface (AXI)
  • Dual-port, dual clock ram
    • Can be configured up to 16kx32
  • Serial Interface Engine
    • Uses a ULPI interface to the PHY
    • Any PHY which implements the ULPI interface will work
      • Many have been successful with the SMSC PHY

USB device firmware

  • Code to implement a USB mass storage device
  • Code to implement a wraparound test device

System Model

  • Test bench
  • Processor bus functional model
  • PHY bus functional model

Adapt-IP's USB 2 device core can be ordered in the following configurations:

  • SystemC model for inclusion in a virtual platform system model
  • Synthesizable Verilog RTL for implementation in an FPGA or ASIC
    • For ASIC, specify the required technology (.lib file)
  • Xilinx test board with FPGA and SMSC PHY and 256MB DDR3 memory, with core loaded into the board's flash memory
  • Customized core
    • Adapt IP can customize the core to meet nearly any customer requirements

 

USB 2.0 host & device with AXI Interface

Market Segment(s)

  • Embedded
  • Enterprise
  • Home
  • Mobile
  • Mobile Computing

Target Platform(s)

  • Android
  • Linux
  • Nucleus
  • Other OS
  • VxWorks
  • Windows Embedded CE
  • Windows Mobile

Companion Processor(s)

  • Biometrics
  • Communication
  • DSP
  • Flash
  • I/O
  • Multimedia

ARM Processor(s)

  • ARM7EJ-S
  • ARM7TDMI
  • ARM7TDMI-S
  • ARM720T
  • ARM920T
  • ARM922T
  • ARM926EJ-S
  • ARM940T
  • ARM946E-S
  • ARM966E-S
  • ARM968E-S
  • VFP9-S
  • ARM1020E
  • ARM1022E
  • ARM1026EJ-S
  • VFP10
  • ARM1136J-S
  • ARM1136JF-S
  • ARM1156T2(F)-S
  • ARM1176JZ(F)-S
  • ARM11 MPCore
  • Cortex-A15
  • Cortex-A5
  • Cortex-A50
  • Cortex-A53
  • Cortex-A57
  • Cortex-A7
  • Cortex-A8
  • Cortex-A9
  • Cortex-M0
  • Cortex-M1
  • Cortex-M3
  • Cortex-M4
  • Cortex-R4
  • Cortex-R5
  • Cortex-R7
  • SC000
  • SC100
  • SC200
  • SC300
  • ARMv4
  • ARMv5
  • ARMv6
  • ARMv7
  • ARMv8
  • StrongARM
  • XScale
  • Mali55
  • Mali-200+GP2
  • Mali-400
  • Mali-T604
  • Other

System IP

  • Interconnect Fabric

Physical IP

  • DDR I/O (DDRI/II)
  • General Purpose I/O (Inline / Staggered)
  • Register File Memory Compilers
  • Specialty I/O (HSTL, SSTL)
  • SRAM Memory Compilers
  • Standard Cell Libraries
 
ARM Connected