Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

EScala Design Platform by Esencia Technologies, Inc.

RTL (Front End) Tools

Product Description

 

Escala is a design platform aimed at accelerating the design of complex algorithms. It is an EDA tool set that allows users to generate synthesizable IP cores from C/C++. EScala technology also offers the unique option to accommodate bug fixes and feature enhancements after tape-out.    EScala raises the design abstraction from RTL to the next level and hence increases productivity and reduces the design cost of today's high performance SoCs.   EScala is an ARM companion technology that is aimed at designing the HW accelerators sitting next to ARM cores like WiFi baseband accellerators, complex DSP algorithms or other functions that are today mostly done with custom RTL. EScala supports an easy integration into the AMBA ecosystem.   For ARM customers EScala is interesting for those parts of moderns SoCs that today need hand written RTL code. 

EScala Design Platform

Market Segment(s)

  • Embedded
  • Home
  • Mobile
  • Mobile Computing

ARM Processor(s)

  • Cortex-A53
  • Cortex-A57
  • ARMv4
  • ARMv5
  • ARMv6
  • ARMv7
  • ARMv8

System IP

  • Interconnect Fabric
  • Level 2 Cache Controller
  • Memory Controller

Physical IP

  • General Purpose I/O (Inline / Staggered)
  • Register File Memory Compilers
  • Specialty I/O (HSTL, SSTL)
  • Standard Cell Libraries
 
ARM Connected