SLEC RTL by Calypto Design Systems
RTL (Front End) Tools
Product Description
Based on Calypto’s patented Sequential Analysis Technology, SLEC RTL functionally verifies sequential RTL optimizations that traditional formal technology tools can't, such as retiming and clock gating.
SLEC RTL finds design errors that other tools miss by formally comparing the functionality of the original RTL design and the corresponding optimized RTL design for all possible input sequences. Unlike combinational equivalence checkers, SLEC RTL does not require one to one mapping of registers.
SLEC RTL is being used by ARM licensees to validate sequential changes being made to the RTL version of the ARM cores. SLEC RTL gives ARM customers an automatic way to verify the functional intent of the RTL has not been compromised.
Market Segment(s)
- Embedded
- Enterprise
- Home
- Mobile
- Mobile Computing
Target Platform(s)
- Other OS
ARM Processor(s)
- ARM7EJ-S
- ARM7TDMI
- ARM7TDMI-S
- ARM720T
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM940T
- ARM946E-S
- ARM966E-S
- ARM968E-S
- ARM1020E
- ARM1022E
- ARM1026EJ-S
- ARM1136J-S
- ARM1136JF-S
- ARM1156T2(F)-S
- ARM1176JZ(F)-S
- ARM11 MPCore
- Cortex-A15
- Cortex-A5
- Cortex-A53
- Cortex-A57
- Cortex-A8
- Cortex-A9
- Cortex-M0
- Cortex-M1
- Cortex-M3
- Cortex-M4
- Cortex-R4
- Cortex-R5
- Cortex-R7
- ARMv4
- ARMv5
- ARMv6
- ARMv7
- ARMv8
- StrongARM
Search Options
