ONFI3.0 Universal Flash Controller by Posedge Inc

Product Description

ONFI3.0 Universal Flash Controller (UFC) IP provides an interface to NAND, NOR, SRAM and Serial flash devices. The UFC has an AXI/AHB/APB (configurable – default AHB) slave interface to connect to the SoC. The data from the external devices (Flash or Serial peripheral) can be transferred from using register I/O – Programmed IO Mode (PIO) or using DMA mode. The UFC can work up to 80 MHz of serial interface and up to 200 MHz on the NAND interface. To ensure less overhead for the Host processor controlling the data transfers, multiple commands can be queued. The Controller can queue up to 32 commands and will have 1024 byte deep data buffers for data transfer. The UFC is designed to meet timing very easily at all the interfaces.

Features  

• Supports NAND/NOR/SRAM/SPI Interface
• Compliant to ONFI3.0 Specification
• Compliant to AMBA AHB 2.0, APB 3.0, AXI 2.0
• Error Correction (Upto 40 bits)
• Programmable Page size (Upto 16K)
• Programmable Code Size (512B/1KB)
• DMA mode for Fast Data Rate Transfer
• Programmable Access Timing
• Supports SLC and MLC Flash Devices
• Supports up to 8 Banks
• Supports single, INCR4, INCR8, and INCR16 Burst mode of operation
• Supports all slave device responses
• Configurable Command/Data buffer
• Thresholds to generate interrupts
• Configurable to be AHB/APB/AXI bus
• Programmable Tap Delay Logic

Compliance

•  Compliant to ONFI3.0, AMBA AHB, APB2.0, AXI
•  Supports different formats such as Micron, Samsung, Hynix
• ONFI3.0 Features
• Supports SDR modes (0-5), NV-DDR modes (0-5) and NV-DDR-2 modes (0-7)
• Interleaved page program / read and erase operations
• Multiple LUN / plane operations
• All mandatory commands and optional command are supported
• Warm up cycles for data input and data output
• Complete access to spare area
• 8bit/16bit Data Bus width

Configuration

•  Programmable page size - 512B, 2KB, 4KB, 8KB, 16KB
•  Supports ECC enable and disable options
• Programmable access timing
• Programmable Row (1-4Bytes) and Col Address Cycles (1-4Bytes)

Error Correction (ECC)

• Supports Hamming Code (1 bit error correction and 2 bit error detection)
• Supports BCH Code (Upto 32bit error correction)
• Programmable code word size for ECC (512 bytes to 1024 bytes)

NOR/SRAM Flash Interface

• Supports Generic Asynchronous and Synchronous Interface
• Supports Multiplex and non-multiplex mode
• Supports Programmable setup, access, hold, and transition times
• Supports 8/16/32 bit bus
• Supports Boot/XIP mode
• Supports Burst and Non-Burst Devices
• Programmable Address Mapping

Serial Flash Interface

• SPI master interface at 80 MHz
• Supports mode0, mode3
• Programmable CPOL, CPHA
• Individually controllable pins used to drive chip-select, write protect, and hold signals
• Supports Boot/XIP mode
• Supports single/dual/quad mode.

ONFI3.0 Universal Flash Controller

Market Segment(s)

• Embedded
• Enterprise
• Mobile
• Mobile Computing

Target Platform(s)

• Android
• Linux
• VxWorks
• Windows Embedded CE

Companion Processor(s)

• Flash

ARM Processor(s)

• ARM7EJ-S
• ARM7TDMI-S
• ARM720T
• ARM920T
• ARM922T
• ARM926EJ-S
• ARM940T
• ARM946E-S
• ARM966E-S
• ARM968E-S
• ARM1022E
• ARM1026EJ-S
• ARM1136JF-S
• ARM1176JZ(F)-S
• Cortex-A5
• Cortex-A8
• Cortex-A9
• Cortex-M1
• Cortex-M3
• ARMv4
• ARMv5
• ARMv6

System IP

• Interconnect Fabric