Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

IP Core NAND Flash Controller by Research Centre Module



SoC IP Provider

Product Description

DMA-Master NAND Flash memory controller
· 8-bit NAND-Flash interface
· Hardware checksum calculation
· Several memory pages transfer per
transaction
· Minimal CPU overhead
· Linux MTD driver

Interfaces
· 8-bit parallel NAND-Flash interface
· 32-bit AMBA AXI Master
· APB Slave for configuration
· Linux MTD drivers are available
Technical characteristics
· Specially designed for high performance with
MTD Drivers Linux subsystem
· Support for 8-bit NAND-Flash chips
· Reading speed up to 40 MB/sec
· Hardware checksum calculation
· Asynchronous DMA-Master interface allows CPU context
switch during transaction, reducing
CPU load
· Bulk read operations are supported to reduce
number of interrupts

List of Deliverables
· Verilog source code
· Verilog test bench and Verification
environment
· Software driver for Linux OS
· Example synthesis scripts
· Documentation

Size
· 50K gates (w/o memory)

IP Core NAND Flash Controller

Market Segment(s)

  • Home

Target Platform(s)

  • Linux

ARM Processor(s)

  • ARM1176JZ(F)-S

System IP

  • Interconnect Fabric
 
ARM Connected