Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

IP Core Smart Card Interface by Research Centre Module



SoC IP Provider

Product Description

ISO 7816-3 and ISO 7816-4 compliant;

T0 and T1 protocols are supported
· HW checksum calculation
· Linux drivers are available.

Interfaces
· AMBA APB 3.0

Technical characteristics
· ISO 7816-3 and ISO 7816-4 compliant;
· T0 and T1 protocols are supported;
· Hardware LRC and CRC checksums calculation for
T1 protocol;
·Situations handled in hardware:
--smart-card insertion;
--smart-card contacts activation;
--smart-card soft and hard reset;
--Answer-to-reset operation;
--smart-card contacts deactivation and removal;
· Integrated clock generator for smart cards.

Size
· 8K gates

List of Deliverables
· Verilog source code
· Verilog test bench and Verification environment
· Software driver for Linux OS
· Example synthesis scripts
· Documentation

IP Core Smart Card Interface

Market Segment(s)

  • Home

Target Platform(s)

  • Linux

ARM Processor(s)

  • ARM1176JZ(F)-S

System IP

  • Interconnect Fabric
 
ARM Connected