Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

CellMath Designer™ by FORTE DESIGN SYSTEMS

RTL (Front End) Tools

Product Description

The CellMath Designer™ datapath synthesis tool is used by
designers to reduce area, improve performance and lower
power consumption for datapath-intensive design blocks.
CellMath Designer combines advanced synthesis techniques
with patented datapath architectures to reduce circuit area
and power and for circuit speeds difficult to achieve through
other means. CellMath Designer works in conjunction with
general logic synthesis products and allows designers to
quickly achieve better implementations of datapath-intensive
blocks using existing RTL code.
CellMath Designer is used in conjunction with ARM Logic IP to
target a broad range of ASIC process technologies.

CellMath Designer™

Market Segment(s)

  • General Purpose Products/Services

ARM Processor(s)

  • Cortex-A53
  • Cortex-A57
  • ARMv8

Physical IP

  • Standard Cell Libraries
 
ARM Connected