Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

FPGA Implementation by Synopsys



RTL (Front End) Tools

Product Description

Synopsys leverages its many years of FPGA design tool experience to deliver a high-quality, high-performance, easy-to-use and technology-independent FPGA implementation solution. This solution provides FPGA designers with:

• Fast time-to-results for complex FPGAs
• Multi-vendor support
• Area optimization for cost reduction
• Powerful design analysis and RTL debug
• ASIC prototyping support including DesignWare® libraries

Synplify Pro
Synplify Pro® FPGA RTL logic synthesis software is the industry standard for producing high-performing, cost-effective FPGA designs. Its unique Behavior Extracting Synthesis Technology® (BEST™) performs optimization first at a high level before synthesizing the RTL code into specific FPGA logic. This approach allows for superior optimization across the FPGA, runs fast and supports very large design sizes. The Synplify Pro software supports the latest VHDL and Verilog language constructs including System Verilog and VHDL 2008. It supports implementation in all leading FPGA devices from a variety of FPGA vendors, including Altera, Lattice Semiconductor, Microsemi (formerly Actel) and Xilinx using a single easy-to-use interface, with the ability to perform incremental synthesis and fast incremental debugging. For more information on Synplify Pro visit www.synopsys.com/synplifypro

Synplify Premier
The Synplify® Premier solution is one of the industry's most productive FPGA implementation environments. It includes all the features of Synplify Pro and provides an additional suite of tools and technologies for advanced FPGA productivity and RTL debug. Synplify Premier is fully integrated with Synopsys DesignWare libraries and provides input file compatibility features to easily migrate ASIC code into an FPGA for prototyping. For FPGA designers, the fast logic synthesis mode coupled with multiprocessing features delivers up to a 10x increase in runtime compared to traditional logic synthesis methods. For more information on the Synplify Premier solution visit www.synopsys.com/synplifypremier
To learn more about all of Synopsys’ FPGA Implementation products visit www.synopsys.com/fpga

FPGA Implementation

Market Segment(s)

  • Embedded
  • Enterprise
  • Home
  • Mobile

ARM Processor(s)

  • Cortex-A53
  • Cortex-A57
  • Cortex-M1
  • ARMv8
  • Other
 
ARM Connected