Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

HAPS Family of High-performance ASIC Prototyping Solutions by Synopsys



Other Hardware Tools

Product Description

The HAPS family of products provides an integrated and scalable hardware-software solution leveraged by design and verification teams to improve their ASIC design schedules and avoid costly device re-spins.

The Synopsys FPGA-based prototyping solution consists of a suite of modular, easy-to-use products for ASIC prototyping that include HAPS hardware boards and systems supported by an integrated tool flow including Synplify® FPGA synthesis, Certify® design partitioning, and Identify® interactive debugging software.

HAPS FPGA-Based Prototyping Highlights:
• Accelerates development of complex SoCs
• Shortens time-to-market
• Reduces design and development risk
• Uses the latest Xilinx Virtex®-6 LX760 FPGAs
• Ease of use

HAPS-60 High Performance Prototyping Boards
HAPS-60 series of FPGA-based prototyping systems is designed to support all your ASIC prototyping needs, including hardware/software co-development, proof-of concept studies, IP development and end-user evaluations. The flexibility of the systems allows the same board to be reused in several projects and/or various configurations by adding daughter boards containing I/O and custom subsystems. For more information about the HAPS-60 series visit www.synopsys.com/HAPS60

HAPS-600 High Capacity Prototyping System
The HAPS-600 series extends Synopsys’ HAPS FPGA-based prototyping family with a solution that supports greater capacity designs up to 81 million ASIC gates. With its patented programmable interconnect technology the HAPS-600 series delivers the high performance system speed required of an FPGA-based prototyping product and provides modeling capacity starting at 27 million up to 81 million ASIC gates equivalent in increments of 13.5 million. For more information about the HAPS-600 series visit www.synopsys.com/HAPS600

For more information on all of Synopsys’ FPGA-Based Prototyping Solutions visit www.synopsys.com/fpga-based-prototyping

HAPS Family of High-performance ASIC Prototyping Solutions

Market Segment(s)

  • Embedded

ARM Processor(s)

  • Cortex-A53
  • Cortex-A57
  • Cortex-M1
  • ARMv8
 
ARM Connected