Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

Modular SystemC by Doulos Ltd



Training

Product Description

Modular SystemC (supporting TLM-2.0)
===============

A major advantage of scheduling ARM training with Doulos is the freedom to mix, adapt and combine modules with other classes in our portfolio – such as SystemC an SystemVerilog.

Modular SystemC consists of different modules from which a single program can be created to fit the specific training requirements of the team. Presented from a vendor independent perspective, hands-on workshops support a choice of leading EDA tools.

The modules comprise.

* Essential C++ for SystemC (2 days) takes engineers who have a basic knowledge of the C programming language and gives them a fast-track way to acquire a good grounding in C++, which is an essential foundation for learning SystemC.

* Fundamentals of SystemC (3 days) builds on the foundation laid by Essential C++ to prepare the engineer for the practical use of SystemC for transaction-level modelling. This module describes the core SystemC v2.1 class library and its application for modelling systems, communication, hardware and software at the transaction-level, and refinement towards hardware-software implementation.

* SystemC Modeling Using TLM-2.0 (3 days) builds on the foundation laid by the Fundamentals of SystemC to prepare the engineer for practical project readiness using transaction-level with SystemC and TLM-2.0.

* Expert SystemC Verification (2 days) Expert SystemC teaches the use of SystemC for testbench automation using a constrained random verification methodology. This course, based on versions 2.0.1 and 2.1 of the SystemC class library and version 1.0p001 of SCV and version 5.3s001 of CVE, teaches delegates how to debug and validate models, and exploit the SystemC Verification Library (SCV).

Modular SystemC

Market Segment(s)

  • General Purpose Products/Services
 
ARM Connected