
With a track record of pioneering several industry-first innovations including native compile code verification, Roadrunner cycle-based optimization, Radiant optimization, Native Testbench technology, and VCS Multicore, VCS®, delivers 2x faster verification closure helping users find design bugs early in the product development cycle. VCS multicore technology cuts down verification time by running the design, testbench, assertions, coverage and debug in parallel on machines with multiple cores. The combination of performance, advanced bug-finding technologies, testbench coverage convergence for faster closure with Echo™, a built-in debug and visualization environment, support for all popular design and verification languages including broad support for SystemVerilog, SystemC™, Verilog, and VHDL, and the support of standards-based SystemVerilog verification methodologies such as VMM, OVM, and UVM™ all assist VCS users in developing high-quality designs.
The VCS solution’s advanced bug-finding technologies include full-featured Native Testbench (NTB), complete assertions and comprehensive code and functional coverage to find more design bugs faster and easier. The VCS solution’s powerful debug and visualization environment minimizes the turnaround time to find and fix design bugs. For low power design and applications, VCS with MVSIM and MVRC delivers innovative voltage-aware verification techniques to find bugs related to low power constructs and devices implemented into the designs. Additionally, the VCS Verification Library provides high-quality VIP for today’s most popular bus and interface standards.
The Most Complex Designs and Verification Environments Leverage VCS
Industry-leading designers of today's most advanced designs rely on the Synopsys VCS functional verification solution for their verification environments. In fact, 90% of designs at 32nm and below are verified with VCS. Used by majority of world's top 20 semiconductor companies as their primary verification solution, VCS provides high performance simulation engines, constraint solver engines, NTB support, broad SystemVerilog support, verification planning, coverage analysis and closure, all within an integrated debug environment.
VCS Functional Verification Solution