Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

Integrated RTL-to-GDSII Design System by Magma Design Automation (acquired by Synopsys)



RTL (Front End) Tools

Product Description

Magma's system includes:

Digital Design
Talus Design - Synthesis
Talus ACC - Hierarchical Design
Talus Power Pro - Low-Power Optimization
Talus ATPG - Design for Test
Talus Vortex - Physical Synthesis & Routing
Talus qDRC - Design Rule Checking
RioMagic - Chip Package Co-Design
SiliconSmart - Library Characterization & Modeling

Custom Design
FineSim Pro, FineSim SPICE - Circuit Simulation
Titan - Mixed-Signal Design
QuickCap TLx - Extraction

Sign-Off (In-the-Loop Analysis)
Quartz Time
Quartz Rail
Quartz RC
QuickCap NX
Quartz SSTA
Quartz Formal
Quartz DRC
Quartz LVS
Quartz DFM

Physical Verification
Quartz DRC
Quartz LVS

Design for Manufacturability
Quartz DFM
Quartz Yield

Yield Management
Camelot
YieldManager
LogicMap

Integrated RTL-to-GDSII Design System

Market Segment(s)

  • Embedded
  • Enterprise
  • Home
  • Mobile

ARM Processor(s)

  • ARM7TDMI-S
  • ARM926EJ-S
  • ARM946E-S
  • ARM968E-S
  • ARM1026EJ-S
  • ARM1136J-S
  • ARM1136JF-S
  • ARM1156T2(F)-S
  • ARM1176JZ(F)-S
  • ARM11 MPCore
  • Cortex-A53
  • Cortex-A57
  • Cortex-A8
  • Cortex-A9
  • Cortex-M3
  • ARMv8
  • Other

Physical IP

  • DDR I/O (DDRI/II)
  • General Purpose I/O (Inline / Staggered)
  • Register File Memory Compilers
  • Specialty I/O (HSTL, SSTL)
  • SRAM Memory Compilers
  • Standard Cell Libraries
 
ARM Connected