Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM1176 SoC Design by Doulos Ltd



Training

Product Description

ARM1176 SoC DESIGN
==================
A 5-day comprehensive class covering the ARM architecture and instruction sets for ARM7 to ARM11 processor families, and in-depth tuition on ARM11 SoC design - including the AMBA3.0 (AXI) interface and connection of IP blocks into an existing ARM11 System. Special features of the processor, such as debug features, initialisation and bootstrap, the v6 memory system and clocks and resets are also addressed.

MATERIALS
Doulos course materials are renowned for being the most comprehensive and user friendly available. Their style, content and coverage is unique in the HDL training world, and has made them sought after resources in their own right.

CONTENT
=======
ARM architecture • ARM instruction set overview • ARM programmer's model

ARM Processor Core
ARM7TDMI and ARM9TDMI processor pipelines • ARM7 processor family • ARM9 processor family • ARM10E processor family • ARM11 processor family • StrongARM and XScale • Datapaths and instruction decoding

Real View Developer Suite (RVDS) Overview

Exception Handling

ARM1176 CPU Architectures
ARM7TDMI and ARM9TDMI processor pipelines • ARM7 processor family • ARM9 processor family • ARM10E processor family • ARM11 processor family • StrongARM and XScale • Datapaths and instruction decoding

AMBA 3 Interface
Detailed description of the new AMBA 3 interconnect methodology • AXI, AHB and APB interconnect standards • PL300 bus matrix IP

ARM1176 L1 Interface
The Level1 Sub-System • System Control Coprocessor (CP15) features • Cache organisation • Tightly Coupled Memory (TCM) • DMA Interface • Cache timing • Write buffer

ARM1176 L2 Interface
The Level2 interface and memory system • Clock domains • L2 interface clocking, cache line fills • Non-cacheable fetches • Data interface • Peripheral interface • DMA interface

ARM1176 L2 Caches
Inner and outer caches • Caching policies • TEX Remap • Communicating cache policy • Example system with L2 cache

ARM Processor Simulation Models

ARM1136/76 Interrupts
Overview of the ARM11 interrupt features, factors contributing to low interrupt latency and an understanding of the ARMv6 re-startable instructions

Introduction to TrustZone
The new ARM secure mode and its functionality

Introduction to IEM
Principles of the Intelligent Energy Manager (IEM) • Understanding the IEM software and its functions

ARM1176 Clocks, Resets and Power Management
Overview of clock and reset behaviour and requirements • The different power management modes

ARM1176 Memory Management
Introduction to the ARMv6 memory system • Caching policy and ARM1176 memory management

ARM1176 Booting
Steps for booting an ARM1176 processor • Sample bootstrap code.

ARM11 Embedded Core Debug
Integrated debug features of the ARM11 processor family

ARM1176 Integration
Key system design considerations • Summary steps for the integration of an ARM1176 processor

ARM1176 SoC Design

Market Segment(s)

  • General Purpose Products/Services

ARM Processor(s)

  • ARM7EJ-S
  • ARM7TDMI
  • ARM7TDMI-S
  • ARM720T
  • ARM920T
  • ARM922T
  • ARM926EJ-S
  • ARM940T
  • ARM946E-S
  • ARM966E-S
  • VFP9-S
  • ARM1020E
  • ARM1022E
  • ARM1026EJ-S
  • ARM11 MPCore

System IP

  • Interconnect Fabric
 
ARM Connected