Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Approved Training Center - Courses

Doulos Ltd

Languages Training Offered In: English & GermanAreas of Training Expertise: Provides vendor independent training in SoC design and verification languages & methodologies. Includes a range of ARM technology-based training courses including ARM11 and Cortex-M/R/A families.


Doulos Ltd


ARM Cortex-R4 SoC Design

 

  • Course Type:  Hardware
  • Course Length:  4 day(s)


Summary:

ARM Cortex-R4 SoC Design is a 4-day class for hardware engineers designing systems based around the ARM Cortex-R4 processor core. It includes an introduction to the ARM product range and supporting IP, programmer's model, instruction set architecture, AMBA on-chip bus architecture and the Cortex-R4 debug architecture. The class includes a number of worked examples to reinforce the lecture material.

Prerequisites:


Some knowledge of embedded systems and familiarity with digital logic and hardware/ASIC design issues. A basic awareness of ARM is useful but not essential.

Audience:


Hardware design engineers who need to understand the issues involved when designing SoC's around the ARM Cortex-R4 processor core.

Modules:


The ARM Architecture
ARM CPU Architectures
Memory Subsystems and Memory Management
Cortex-R4 Overview
Cortex-R4 Instruction Sets
Exception Handling
AXI Bus Architecture
Primecell Vectored Interrupt Controller
Processor Core
L1 Subsystems
L2 Interfaces
Implementation
Clocks, Reset and Power Management
ARM v6 Memory Types
Memory Protection
Initialization
Interrupts
Multiprocessor Synchronization li type="disc">L2 Cache Controller
CoreSight Debug Architecture Overview
Debug and Trace
ARM Processor Simulation Models
Integration

[ Training Course list ]
ARM Connected
ARM Approved Training Center