

# Arm Cortex-M Processor Comparison Table

The Cortex-M processor family is optimized for cost and energy-efficient microcontrollers. These processors are found in a variety of applications, including IoT, industrial and everyday consumer devices.

The processor family is based on the M-Profile Architecture that provides low-latency and a highly deterministic operation, for deeply embedded systems.

Feature	<a href="#">Cortex-M0</a>	<a href="#">Cortex-M0+</a>	<a href="#">Cortex-M1</a>	<a href="#">Cortex-M23</a>	<a href="#">Cortex-M3</a>	<a href="#">Cortex-M4</a>	<a href="#">Cortex-M33</a>	<a href="#">Cortex-M35P</a>	<a href="#">Cortex-M52</a>	<a href="#">Cortex-M55</a>	<a href="#">Cortex-M7</a>	<a href="#">Cortex-M85</a>
<b>Instruction Set Architecture</b>	Armv6-M	Armv6-M	Armv6-M	Armv8-M Baseline	Armv7-M	Armv7-M	Armv8-M Mainline	Armv8-M Mainline	Armv8.1-M Mainline	Armv8.1-M Mainline	Armv7-M	Armv8.1-M Mainline
<b>TrustZone for Armv8-M</b>	No	No	No	Yes (option)	No	No	Yes (option)	Yes (option)	Yes (option)	Yes (option)	No	Yes
<b>Helium (M-Profile Vector Extension)</b>	No	No	No	No	No	No	No	No	Single-beat (option)	Dual-beat (option)	No	Dual-beat (option)
<b>PACBTI Extension</b>	No	No	No	No	No	No	No	No	Yes (option)	No	No	Yes (option)
<b>Floating-Point Unit (FPU)</b>	No	No	No	No	No	SP (option)	SP (option)	SP (option)	HP, SP, DP (option)	HP, SP, DP (option)	SP, DP (option)	HP, SP, DP (option)
<b>Digital Signal Processing (DSP) Extension</b>	No	No	No	No	No	Yes	Yes (option)	Yes (option)	Yes	Yes	Yes	Yes
<b>Hardware Divide</b>	No	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
<b>Arm Custom Instructions</b>	No	No	No	No	No	No	Yes (option)	No	Yes (option)	Yes (option)	No	Yes (option)
<b>Coprocessor Interface</b>	No	No	No	No	No	No	Yes (option)	Yes (option)	Yes (option)	Yes (option)	No	Yes (option)
<b>DMIPS/MHz*</b>	0.96	0.99	0.88	1.03	1.24	1.26	1.54	1.50	1.60	1.69	2.31	3.13
<b>CoreMark®/MHz*</b>	2.33	2.46	1.83	2.64	3.45	3.54	4.10	4.10	4.30	4.40	5.29	6.28
<b>Maximum # External Interrupts</b>	32	32	32	240	240	240	480	480	480	480	240	480
<b>Maximum MPU Regions</b>	0	8	0	16	8	8	16	16	16	16	16	16
<b>Main Bus</b>	AHB Lite (32-bit)	AHB Lite (32-bit)	AHB Lite (32-bit)	AHB (32-bit)	AHB Lite (32-bit)	AHB Lite (32-bit)	AHB (32-bit)	AHB (32-bit)	AXI (32-bit) or AHB (32-bit)	AXI (64-bit)	AXI (64-bit)	AXI (64-bit)
<b>Instruction Cache</b>	No	No	No	No	No	No	No	2-16kB	0-64kB	0-64kB	0-64kB	0-64kB
<b>Data Cache</b>	No	No	No	No	No	No	No	No	0-64kB	0-64kB	0-64kB	0-64kB
<b>Instruction TCM</b>	No	No	0-1MB	No	No	No	No	No	0-16MB	0-16MB	0-16MB	0-16MB
<b>Data TCM</b>	No	No	0-1MB	No	No	No	No	No	0-16MB	0-16MB	0-16MB	0-16MB
<b>Dual Core Lock-Step (DCLS) Configuration</b>	No	No	No	No	No	No	No	Yes	Yes (option)	Yes (option)	Yes (option)	Yes (option)

Common Criteria Certification	No	No	No	No	No	No	Yes	Yes	No	No	No	No
-------------------------------	----	----	----	----	----	----	-----	-----	----	----	----	----

\*See individual Cortex-M product pages for further information.

SP = Single-Precision

DP = Double-Precision

HP = Half-Precision

For more information, contact your Arm account manager today or explore the processors in more detail here: [developer.arm.com/ip-products/processors/cortex-m](https://developer.arm.com/ip-products/processors/cortex-m)



The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

[www.arm.com/company/policies/trademarks](https://www.arm.com/company/policies/trademarks)